Abstract. This chapter discusses the use of hybrid continuous-time /discrete-time fourth-order cascade two-stage 2-2 Σ∆ modulators for wideband low-power wireless applications. The modulator architecture under study is based on a new concept of multi-rate operation, in which the front-end stage -implemented using continuous-time (Gm-C) integrators -operates at a higher rate than the back-end (switched-capacitor) stage. This strategy benefits from the faster operation of continuous-time circuits while keeping power efficiency and high robustness against circuit element tolerances. A comparison with conventional multi-rate and single-rate (continuous-time) Σ∆ modulators is carried out based on the impact of main circuit-level error mechanisms, namely: mismatch, finite OTA dc gain and finite gain-bandwidth product. Closed-form analytical expressions are derived for the nonideal in-band noise power of the different architectures under study, demonstrating a good agreement with simulations and showing the benefits of the presented approach. Simulation results show that the proposed modulator is able to operate with a maximum sampling rate of up to 1GHz, digitizing signals with a 44-to-92dB peak signal-to-(noise+distortion) ratio within a programmable 5-to-60MHz bandwidth.
Introduction
In the last decade the number of wireless applications and operation modes have increased significantly, demanding higher and higher data rates in hand-held mobile devices. The efficient implementation of these multi-standard devices requires using power-efficient wideband Analog-to-Digital Converters (ADCs).
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Among other ADC techniques, Sigma-Delta Modulators (Σ∆Ms) implemented with Continuous-Time (CT) circuits have demonstrated to be a suited solution in these applications. Compared with Discrete-Time (DT) Σ∆Ms -mostly implemented with Switched-Capacitor (SC) circuits -CT-Σ∆Ms achieve faster rates with less power consumption. However, CT-Σ∆Ms are more sensitive than DT-Σ∆Ms to some circuit nonideal effects, mainly: clock jitter error and circuit element tolerances [1] .
The mentioned limitations of CT-Σ∆Ms has motivated exploring other alternative Σ∆M strategies like the so-called Hybrid CT/DT Σ∆Ms (H-Σ∆Ms). In these hybrid topologies some parts of the modulator -usually the front-end blocks -are implemented with CT circuits, thus benefiting from their faster operation, embedded anti-aliasing filtering and reduced power dissipation, while keeping a higher robustness against circuit errors than in pure CT-Σ∆Ms [2] [3] [4] [5] [6] .
The main drawback of H-Σ∆Ms is that their sampling rate is indeed limited by the DT part of the system. For that reason, reported H-Σ∆M Integrated Circuits (ICs) did not really exploit the speed advantages of using CT circuits. A possible solution to palliate this limitation might be using a different sampling frequency for each part (either CT or DT) of the H-Σ∆M, i.e. using a multi-rate system [7] . This approach has been applied to both DT- [8] and CT-Σ∆Ms [9] . However, in both cases, the strategy was based on using a lower OverSampling Ratio (OSR) in the front-end parts of the modulator -where most of the power is consumed -and a higher OSR in the subsequent stages or blocks -where the dynamic requirements can be relaxed. The same idea has been also applied to cascade H-Σ∆Ms, by using double-sampling technique in order to implement the DT back-end stage of the modulator more efficiently [10] .
In spite of their potential benefits, conventional Multi-Rate (MR) H-Σ∆Ms are not feasible in practice when digitizing wideband signals, for instance in the order of 10-100 MHz. In these applications, the back-end SC stages of the modulator need to operate at unfeasible sampling rates (in the order of GHz) in order to achieve low-medium effective resolutions (8-10 bits). These specifications demand for prohibitive values of the Gain BandWidth (GBW) product required for the operational amplifiers [11] . These problems can be alleviated if the signal is downsampled across the cascade modulator, so that the CT frontend stage operates at a higher clock rate than the DT back-end stage. This way, the dynamic requirements of the corresponding SC integrators can be relaxed and the resulting effective resolution can be improved by properly combining the different OSRs in a multi-rate operation [12] .
This chapter contributes to this topic and presents the high-level design of a multi-rate fourth-order cascade 2-2 H-Σ∆M, in which the CT (Gm-C) front-end stage uses a higher OSR than the SC back-end stage. The aliasing error derived from the downsampling operation can be attenuated in the digital domain so that no extra analog circuits are required as compared to conventional cascade Σ∆Ms. Simulation results including all circuit-level error mechanisms show a correct operation of the circuit, demonstrating the feasibility of the presented architectures for the implementation of wideband ADCs in wireless telecom systems.
The chapter is organized as follows. Section 2 overviews the basic principles underlying the operation of multi-rate cascade H-Σ∆Ms, considering both the conventional upsampling approach and the proposed downsampling approach. The effect of circuit nonidealities is analyzed in detail in Section 3, where closedform expressions for the IBN degraded by several error mechanisms is obtained for all the architectures under study. As an application and case study, the presented analysis is applied to the systematic high-level synthesis of a fourth-order cascade GmC/SC H-Σ∆M, described in Section 4. Finally, simulation results are presented in Section 5 to demonstrate the potentiality of the presented approach. Three different topologies are considered attending to the sampling rate of each stage and its circuit nature, either CT or DT. Thus, Fig. 1(a) is a SingleRate (SR) CT-Σ∆M, where both stages operate at the same sampling frequency, f s . Fig. 1(b) is a conventional UpSampling (US) MR H-Σ∆M, where the backend stage operates at a higher sampling frequency than the front-end stage, i.e. f s2 = r · f s1 , where r > 1 denotes the upsampling ratio. The opposite operation is carried out in Fig. 1(c) , which corresponds to a DownSampling (DS) MR H-Σ∆M, in which the front-end stage operates at the highest sampling rate, i.e. f s1 = p · f s2 , with p > 1 being the downsampling ratio.
Σ∆ Modulator Architectures Under Study

Quantization Noise Transfer Function
The analysis of the modulators in Fig. 1 can be carried out in the Z-domain by applying a CT-to-DT transformation to the CT stages. The resulting DT-Σ∆Ms are equivalent to the original architectures. This CT-to-DT equivalence can be guaranteed because of the DT nature of the (open) loop transfer function from the quantizer output to the sampled quantizer input [1, 13] . Thus, assuming a linear model for the quantizers in Fig. 1(a)-(b) , it can be shown that the quantization Noise Transfer Function (NTF) at the output of both modulators are respectively given by: 
where L 1 = 2 and L 2 = 2 stand for the order of the front-end and the back-end stages of the modulators, respectively. In contrast to the conventional US MR H-Σ∆M of Fig. 1(b) , the back-end (DT) stage of the DS MR H-Σ∆M shown in Fig. 1(c) operates at a lower rate than the front-end (CT) stage, i.e f s2 < f s1 . Therefore, the quantization error signal, E 1 (z), that is fed to the back-end stage, is downsampled, thus containing aliased components at multiples of f s2 . This can be expressed in the Z-domain as [12] :
Note that E 1,AL (z) is indeed an error signal, that contains the quantization error, E 1 (z), and its aliased components. Therefore, E 1,AL (z) can be also cancelled out by the Digital Cancellation Logic (DCL) transfer functions. To this purpose, the digital functions H 1 (z) and H 2 (z) in Fig. 1 (c) are used. These functions must be reconfigurable and programmable according to the value of p.
Assuming a linear model for the quantizers in Fig. 1 (c), it can be shown that both E 1 (z) and its aliased error components can be completely cancelled out if H 1 (z) and H 2 (z) are given by the following expression:
Taking into account the above expression, it can be shown that the NTF of Fig. 1 (c) can be written as:
As an illustration, Fig. 2 shows the output spectra of the modulators in Fig. 1 for different cases of r and p, showing the variation of the notch frequency caused by the multi-rate operation.
In-band Quantization Noise Power
Integrating the expressions (1), (2) and (5) within the signal bandwidth, B w , it can be shown that the In-Band Noise (IBN) power at the output of the modulators in Fig. 1(a) -(c) are respectively given by [1, 12] :
where ∆ stands for the quantization step of the last quantizer; L ≡ L 1 +L 2 = 4 is the loop-filter order of the Σ∆Ms in Fig. 1 ; OSR SR ≡ f s /(2B w ) is the OSR of the SR CT-Σ∆M [ Fig. 1(a) ], and OSR 2US ≡ f s2 /(2B w ) and OSR 1DS ≡ f s1 /(2B w ) denote the value of the largest OSR in the US MR H-Σ∆M [ Fig. 1(b) ] and DS MR H-Σ∆M [ Fig. 1(c) ], respectively. It can be noted that the expressions in (7) and (8) 3 Performance degradation due to circuit errors
The analysis described in previous section assumed that the Σ∆Ms in Fig. 1 were implemented with ideal building blocks. However, in practice, the noise shaping (and consequently the effective resolution) of these modulators is degraded by the action of circuit-level errors. This section analyses the IBN degradation caused by three of the most critical nonideal effects, namely: mismatch error, finite dc gain of the finite Operational Transconductance Amplifier (OTA) and GainBandWidth (GBW) product. To this end, it will be assumed that the DT and CT integrators in Σ∆Ms in Fig. 1 are implemented by Forward-Euler (FE) Switched-Capacitor (SC) integrators and Gm-C integrators, respectively.
Integrators' Weight Error
Let us assume that the integrators in Fig. 1 have a weight error caused by technology process variations. In the case of SC FE integrators, this gain error, denoted as DT , is caused by the capacitor mismatch and it is modeled as a random deviation of the integrator's weight, i.e. the ratio between the sampling capacitor and the integrator capacitor [14] . In the case of Gm-C integrators, the weight error, CT , is due to random variations of the time constant, i.e. the transconductance-capacitor product [1] . Considering the effect of DT and CT the integrator transfer functions in Fig. 1, H(z) and H(s) , become degraded by the action of errors DT and CT , respectively [14, 1] . The effect of this error can be propagated through the modulator in order to obtain the nonideal NTF and IBN. Following this systematic procedure, it can be shown that the IBN power at the output of the Σ∆Ms in Fig. 1(a)-(c) can be respectively approximated by:
where ∆ 1 stands for the quantization step of the front-end quantizer in Fig. 1 ;
CTij denote the weight error of the j-th Gm-C integrator in the i-th stage (i, j = 1, 2); and α(k) and β(k) are respectively given by:
In order to verify the theoretical expressions given in (9)- (11), the Σ∆Ms under study were simulated using SIMSIDES -a time-domain behavioral simulator for Σ∆Ms [15] . To make a fair comparison, the same ideal conditions, i.e. r = p were assumed, and the values of the OSR for each modulator were computed from (6), (7) and (8) , so that the same ideal IBN is achieved in all cases. The same embedded quantizers were used in all Σ∆Ms, considering 4-bit quantization in both stages. Two values of signal bandwidths were simulated, B w = 20, 40 and a 1-MHz input tone with amplitude −7dB below quantization full-scale range was applied in all cases. For the sake of simplicity, only the effect of errors associated to the front-end (CT) integrators -which are common in both Σ∆M architectures in Fig. 1 -have been taken into account in the simulations. Fig. 4 shows the effect of circuit element tolerances in the time constant of the front-end Gm-C integrator. It can be noted how both theoretical calculations and simulations demonstrate that the DS MR H-Σ∆M achieves the largest robustness against mismatches, getting better as both p and B w increase.
Finite OTA dc Gain Error
Let us consider now that the integrators in Fig. 1 have a finite OTA dc gain. This effect can be modeled as a finite dc gain of the opamp in SC integrators [14] and as a finite output resistance of the transconductor circuit in Gm-C [1] . Thus, taking into account this effect on the integrators' transfer functions, it can be demonstrated that the IBN at the output of the modulators in Fig. 1(a) -(c) are respectively given by:
where µ i ≡ 1/A dci1 + 1/A dci2 and A dcij stand for the finite OTA dc gain of the j-th integrator in the i-th stage of Fig. 1 .
As an illustration, Fig. 5 shows the impact of finite dc gain error of the first Gm-C integrator for the Σ∆Ms under study. Note that both theoretical predictions and simulation results are in good agreement, showing that the DS MR H-Σ∆M is less sensitive to the impact of this error, regardless the value of r, p and B w . 
Finite GBW Error
Following the same procedure as in previous sections, it can be found that the IBN degradation caused by the effect of the integrators GBW can be modeled by replacing the expressions of CTij and DTij in (9)-(11) by the following expressions:
where GBW ij is the value of GBW for the j-th integrator in the i-th stage.
The impact of GBW is illustrated in Fig. 6 , highlighting a good matching between theory and simulations. A worse performance of the US MR H-Σ∆M is obtained, while a similar degradation is roughly obtained for the DS MR H-Σ∆M and the SR CT-Σ∆M. Indeed, the latter achieves a higher robustness against the impact of GBW in the first integrator. 
Case study: A Gm-C/SC Cascade 2-2 DS MR H-Σ∆M
As a case study, Fig. 7 shows a conceptual schematic of the modulator in Fig.  1(c) . The front-end (CT) stage is realized using Gm-C integrators. All transconductors can be tuned in order to keep the time constants, C/g m , unchanged over C variations. Table 1 shows the values of nominal loop filter transconductances, g mi (expressed in terms of the unitary transconductance, g mu ) as well as the capacitances, C i , used to realize both Gm-C and SC integrators. Fig. 7 . Conceptual Gm-C/SC schematic of the modulator in Fig. 1(c) .
Note that an extra feedback branch between the output and the input of the front-end quantizer and two additional D-latches are included in order to compensate for the excess loop delay [1] . This extra branch forces modifying the loop filter coefficients in order to obtain the ideal NTF given in (5). The back-end (DT) stage -realized with SC circuits -is a conventional second-order topology based on two feedback paths. Both stages include multi-level quantizers -3-level in the front-end stage and 5-level in the back-end stage -in order to benefit from the extra level provided by fully differential implementation of the embedded flash ADCs.
The Full-Scale (FS) reference voltage, V F S , is 1V. Feedback DACs in the CT front-end stage are implemented as current steering Non-Return-to-Zero (NRZ) 3-level DACs (named IDACs in Fig. 7 ) because of their potential highspeed operation and the convenience to inferface with the Gm-C loop filter. The output currents provided by both IDACs are also shown in Table 1 . An additional voltage-mode 3-level DAC, named VDAC in Fig. 7 , is required in the inter-stage path. The digital cancellation logic is implemented as described in Section 2. Fig. 8 shows the output spectra of the modulator in Fig. 7 for different values of p, considering a sampling frequency of the front-end stage of f s1 = 1GHz and including thermal noise corresponding to g mu = 75µA/V. Ideally, the modulator is able to digitize signals with B w from 5MHz to 60MHz and an effective resolution ranging from 9 to 16 bits. According to (8) , these specifications can be satisfied for OSR 1 ∈ [8, 128] and p = [2, 3, 4, 5, 6] . This is illustrated in Fig.  9 that represents IBN vs. B w (Fig. 9(a) ) and IBN vs. OSR 1 (Fig. 9(b) ) for different values of p. In this case, three values of f s1 are considered, f s1 = 1GHz, 500MHz and 333MHz. The values of the Gm-C integration capacitors, C 1,2 are changed according to the expressions shown in Table 1 , by using a switchable bank of three unit capacitances of value C u =1.2pF. The sampling frequency of the SC back-end stage can be reconfigured through a programmable clock-phase generator 1 , such that f s2 = f s1 /p. Both clock-phase generators are synthesized and controlled by a single master clock -generated by a digital PLL-based synthesizer whose reference frequency is f s1 . This is conceptually depicted in Fig.  10 , where clock phases of both CT and SC stages are shown for different values of p.
Simulation Results
The modulator has been simulated using SIMSIDES [15] , considering main circuit error mechanisms. Fig. 11 shows the effect of finite OTA dc gain of front-end integrators, given by A vi ≡ g mi R oi , where R oi is the finite output resistance of the i -th Gm-C integrator. Note that A v11,12 > 30dB is enough to satisfy the required specifications. The effect of finite GBW of the front-end Gm-C integrator is illustrated in Fig. 12 , considering f s1 =1GHz and different values of B w and p. It is noted that -depending on the value of p and B w -the required GBW may vary from 700MHz to 1.5GHz. In order to evaluate the impact of random circuit errors, a 250-sample Monte Carlo simulation was carried out, considering a standard deviation of 1% in the transconductances and 5% for the capacitors in the CT part of the circuit, while a 0.1% mismatch variation was considered for the SC stage. Note that the effective resolution degradation is similar to the one obtained in conventional cascade Σ∆Ms. Table 2 sums up the modulator performance in terms of the maximum signal bandwidth, B wmax , that can be handled for a given value of p, f s1 and the Signalto-(Noise+Distortion) Ratio (SN DR). The table includes also the circuit-level performance metrics required to achieve this modulator performance, including both nonideal and nonlinear effects, such as the input-referred third-order intercept point (IIP3). In the case of SC integrators, folded cascode operational amplifiers were considered and their electrical performance -extracted from transistor-level simulations carried out in Cadence Spectre -are also shown, considering a 1.2-V 90-nm CMOS technology.
The diverse range of specifications covered by the proposed modulator is illustrated in Fig. 14 , that represents the SN DR vs. input amplitude for f s1 =1GHz and considering different values of B w and p, taking into account all circuit nonideal and nonlinear effects listed in Table 2 . It can be noted that the modulator is able to cover a wide region in the resolution-vs-bandwidth plane. 
Conclusion
Different approaches for the implementation of multi-rate cascade hybrid CT/DT Σ∆ modulators have been discussed in this chapter. One of them increases the clock rate across the cascade while the other uses a lower oversampling ratio in the back-end stage. Both multi-rate cascade topologies have been compared to conventional single-rate cascade continuous-time Σ∆ modulators. The effect of main circuit errors has been theoretically analyzed and verified by time-domain simulations, demonstrating that the downsampling multi-rate architecture exploits the capability of continuous-time circuits to operate at higher frequencies with less power consumption, while keeping a higher robustness against circuit errors. These characteristics make these kinds of Σ∆Ms very suited candidates for the implementation of analog-to-digital converters in the next generation software-defined-radio based mobile terminals. As a case study, the high-level design of a multi-rate hybrid Gm-C/SC fourth-order cascade 2-2 Σ∆M has been presented. The simulated performance demonstrates that the circuit can digitize 5-to-60MHz signals with programable effective resolutions ranging from 7 to 15 bits, thus covering a wide region of the resolution-vs-bandwidth plane.
